I. INTRODUCTION
M EDIUM-VOLTAGE (MV, between 1 and ∼35 kVac) and high-voltage (HV, >35 kV ac) converters have been widely applied in MV motor drives and grid-connected converters in recent years [1] - [3] . The rated voltages of the power converters are much higher than the rated voltage of individual insulated gate bipolar transistors (IGBTs). For a 4.16 kV MV motor drive, commercial 6.5 kV IGBTs with conventional three-level topology can still be used [4] . However, if the rated voltage of the converter is higher than 4.16 kVac, some specific topologies {e.g., cascaded H-bridge [5] and modular multilevel converter (MMC) [6] } need to be applied. The cascaded H-bridge has a complex isolated transformer, while the MMC requires more power semiconductors and capacitors. Using HV-IGBTs in series connection enables a switching unit to T. Lu, Z. Zhao, and H. Yu are with the State Key Laboratory of Control and Simulation of Power System and Generation Equipment, Department of Electrical Engineering, Tsinghua University, Beijing 100084, China (e-mail:, lut@mails.tsinghua.edu.cn; zhaozm@tsinghua.edu.cn; yhlong1@163.com).
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Digital Object Identifier 10.1109/TIA.2018.2836936 operate at voltage levels higher than the rated voltage of one IGBT [7] and can save active devices and passives compared to multilevel converters. Voltage unbalance during the switching transient is a concern for application of series-connected IGBTs. Several series connection technologies have been proposed. 1) Passive snubber [8] - [16] . The unbalanced voltage can be limited by placing a snubber circuit between the collector and emitter of the IGBT. Some improved snubber circuits using power semiconductor devices and passive components in the connection have been proposed, which are more efficient than simple RC or RCD snubber circuits. However, these methods have higher cost and larger size especially for MV/HV and high-power converters. 2) Gate active clamping [17] - [20] . The gate active clamping circuit, which was first proposed by Siemens and then improved by Concept, Alstom, and ABB, is also applied for unbalanced voltage suppression by limiting the peak voltage in the switching transient. However, it cannot completely balance the voltage and will cause serious unbalanced power loss sharing between series-connected IGBTs, resulting in different lifetimes for each IGBT. 3) Gate current control [21] - [31] . Gate current control is an active or adaptive control, which is achieved by improved gate drivers. A typical way is to regulate the charge and discharge current of the gate-to-emitter capacitor of series-connected HV-IGBTs by sampling V ce of each IGBT. These methods can be classified as gate current control, which is equivalent to adding a controllable current source in the gate. regulate turn-ON and turn-OFF edges of a switching pulse by sampling the voltage difference in the turn-OFF tail period, but its effect is highly determined by the pulsewidth of the OFF state. Regulation of the pulse edges is also applied in [33] but details of the implementation are not provided. Most of the control methods are designed and tested for only two series-connected IGBTs. Multi-IGBTs in series connection are more attractive for MV/HV power converters because the rated voltage of two series-connected IGBTs is still not high enough in many cases. ABB introduced drive with seven IGBTs in series connection, but the control strategy is not given [37] .
A novel field-programmable gate array (FPGA)-based voltage balancing control strategy, which is simple to implement, is proposed for multiseries-connected IGBTs. The active voltage balancing control (AVBC) circuit, which is integrated into the gate driver of each IGBT, is introduced in Section II, and the control frame is discussed in Section III. The effectiveness is experimentally validated by four 4.5 kV/600 A IGBTs in series connection in Section IV. The switching unit with four 4.5 kV IGBTs in series connection can be used to build up to 6.6 kV (two-level) and 13.8 kV (three-level) motor drives, while 10 kV (6.6 kV ac) and 20 kV (13.8 kV ac) dc links are required. Section V presents the discussion, and Section VI concludes the paper.
II. ACTIVE VOLTAGE BALANCING CONTROL CIRCUIT
The AVBC circuit, which is integrated into the gate driver, consists of three parts, as shown in Fig. 1 . It should be noticed that the ground of the AVBC circuit including protection, feedback, and control is connected with the gate terminal of the IGBT. Therefore, an isolated power supply is needed for the AVBC circuit and the communication between the AVBC circuit with the gate driver circuit and the main controller should be electrically isolated.
A. Protection Circuit
The control presented in this paper requires several pulses for the voltage balance regulation. A two-stage gate active clamping circuit using transient voltage suppressors (TVS) is applied to limit the maximum IGBT voltage in its safe operation area when the voltage unbalance during the switching transient happens [19] . The maximum V ce can be clamped to V clamp1 + V clamp2 effectively.
When V ce reaches V clamp1 , a current flows through TVS and R sample so that V ge can be maintained during the miller stage. The overvoltage can also be detected by sampling the voltage drop on R sample .
In summary, the protection circuit has two functions including maximum voltage limitation and overvoltage detection. Therefore, V clamp1 is chosen as peak voltage at rated dc-link voltage and maximum load current with perfect voltage balance. By this way, the overvoltage can be easily detected when voltage unbalance happens. V clamp1 + V clamp2 should be lower than 80% of the IGBT rated voltage for safe operation.
B. Feedback Circuit
The clamping time, as the feedback signal, can be obtained by measuring the clamping current I ac in the TVS. The feedback circuit, which can recognize 26 ns pulse, is given in [36] . The parasitics of the protection circuit, as shown in Fig. 2 , should be fully considered. L CG is the stray inductance in the protection circuit between collector and gate terminals. C TVS and C D 1 are the parasitic capacitance of Z1 and D1. L sample is the parasitic inductance of the sample resistor R sample .
L CG may impact both gate clamping effect and feedback signal accuracy. The simulation results with different L CG are shown in Fig. 3 . R 1 , R 2 , and C 1 are 20 Ω, 5 kΩ, and 10 nF, which are values in the practical system. V clamp1 and V clamp2 are selected as 3150 and 344 V, respectively. The simulation uses two IGBTs in series connection with a model in [38] and voltage unbalance is caused by a 1 μs gate signal difference. The voltage clamping effect and clamping current are compared at L CG = 0, 0.2, and 1 μH, representing low, normal, and high L CG . As shown in Fig. 3 , V ce with different L CG are nearly the same and the impact of L CG on the voltage clamping effect can be neglected. The larger L CG results in a higher current spike at the clamping current. However, the pulsewidths with various L CG are nearly the same. Therefore, the impact of L CG on the clamping time can also be neglected. The tested L CG in the prototype is about 180 nH, and the pulsewidth error caused by L CG is less than 15 ns.
The sample resistor with low parasitic inductance (L sample < 0.5 nH) is used to eliminate the impact of L sample .
The most critical parasitic is C TVS , resulting in a large interference during the turn-OFF transient. The analysis of the C TVS impact and the method to eliminate the interference is given in detail in [36] . It is important to determine the threshold current I TH for high dv/dt immunity, which is the maximum current caused by the displacement current I aci through C TVS . I aci can be represented as
where C gc is the gate-collector capacitance and I gm is the gate discharge current in the miller stage during the turn-OFF transient. C gc and C TVS are both junction capacitance and can be obtained from the datasheet. The ratio C TVS /C gc is 0.126. The maximum I gm is obtained when the IGBT shuts OFF the maximum load current and equals 0.95 A. Therefore, the maximum I aci equals 0.106 A, and I TH is set to be 0.13 A. Because the configuration of I TH , the measured clamping time is shorter than the real clamping time. Based on simulation results, the difference between the measurement and the real is around 40 ns.
C. Control Circuit
A microcontroller is required in each AVBC circuit. Several commonly used microcontrollers are MSP430, DSP, FPGA/complex-programmable logic device (CPLD), etc. FPGA/CPDL, due to its special logic block structure, can easily achieve parallel computation and fast control. Considering the requirement for fast control speed, an FPGA/CPLD is the most suitable choice as the microcontroller of the AVBC circuit. A cyclone FPGA is applied for use in the circuit described in this paper.
The FPGA has five input signals including four fiber optic inputs and four output signals, which are all fiber optic outputs. Very high speed optic fiber transmitters and receivers (AFBR-1624Z, AFBR2624Z) are applied to decrease the propagation delay. Clock frequency of 80 MHz is applied in order to sample very short feedback signals and timely complete the regulation calculation. The signals in the control circuit are introduced in detail in Section III. The control using FPGA can be replaced by analog control in next step.
III. CONTROL SCHEME Schematic of a unit using multi-IGBTs in series connection is shown in Fig. 4 .
A unit using multiseries-connected IGBTs can serve as a single IGBT in the top layer control of the converter. It only provides one input signal V PW M,1 to drive the unit and receive failure signal V pro,1 from the unit for failure protection. The voltage balance control can be achieved inside the unit by the AVBC circuit of each IGBT, which is integrated with its gate driver. The gate driver commonly has several functions including basic drive function, short-circuit protection, over/under voltage protection of the power supply, and fiber optic communication detection. The commercial gate drivers for the HV-IGBT can be obtained from the company like Concept, e.g., 1SP0335 for Mitsubishi 4.5 kV IGBT and 1SD210F2 for Infineon 6.5 kV IGBT [39] .
The AVBC circuit of T i receives the gate drive signal from T i -1 (V PWM,i -1 ) and transmits it to T i + 1 (V PWM,i + 1 ). It also receives the failure signal of T i (V pro,i ) and T i + 1 (V pro,i + 1 ) and transmits V pro,i and V pro,i + 1 to T i -1 (V pro,i -1 ). The AVBC circuit of T i samples the clamping time of T i (t AC,i ) and receives the feedback signal of T i + 1 (t fb,i + 1 ). Fig. 5 . The regulation of turn-ON and turn-OFF edges Δt c is determined by t AC,i and t fb,i + 1
where A is the n × n regulation matrix and
The gate driver signal of T i (V PWM,i ) can be obtained from V PWM,i -1 and the regulation time Δt c
where V PWM,i,k and Δt c,i,k are the gate driver signal and regulation time in the kth step. The series-connected IGBTs are communicated through fiber optics considering the requirement for HV isolation. Marking time point of the switching edge of T n V PWM,n as the reference time, the phase sequence of gate driver signals can be represented with Δt d , and the voltage balance can be achieved if
Two control strategies (CS1 and CS2) to calculate Δt c are discussed here.
CS1: Δt c,i = k p (t AC,i -t AC,n ). It means the feedback signal of T i + 1 is t AC,n and switching edges of all seriesconnected IGBTs are regulated according to T n . k p is a constant. The regulation matrix of multiseries-connected IGBTs can be represented as
CS2:
. It means the feedback signal of T i + 1 is t AC,i + 1 and switching edges of the IGBT are regulated according to its adjacent IGBT. The regulation matrix of multiseries-connected IGBTs can be represented as
The simplified waveforms of multi-IGBTs in series connection caused by asynchronous gate driver signals are shown in Fig. 6 . If the stray inductance is small, the difference of gate drive signals (i.e., t m -t i in Fig. 6 ) approximately equals to the difference of feedback signals (i.e., t AC,i -t AC,m ). Assuming IGBT T m has the largest gate driver signal delay, the feedback signal can be presented by ⎛
Use matrix B that equals β · I to represent the relationship between Δt d and t AC . Substituting (2) and (7) into (3). It can be derived that
The second item in the right side of (7) can be eliminated by substituting (7) into (2). Matrix B plays an important role. In order to ensure convergence of the iteration in (8) , which also means balance voltage sharing through several steps of control, the eigenvalue of I + A • B, λ 1 . . . λ n -1 should satisfy
For both CS1 and CS2, the eigenvalue of I + A • B equals
β approximately equals 1. Assume a margin of [0.5, 1.5] for β, k p , which is configured in the FPGA, can be determined
Here, k p = -1 is applied for both CS1 and CS2 due to the easiest calculation in the FPGA.
The printed circuit board of the AVBC circuit and its integration with the gate driver are shown in Fig. 7 . The protection circuit, feedback circuit, control circuit, and fiber optic communication are labeled in Fig. 7(a) . The AVBC circuit can easily be integrated with a commercial HV-IGBT, as shown in Fig. 7(b) .
IV. SYSTEM DESIGN AND EXPERIMENTAL RESULTS
The converter prototype uses four 4.5 kV IGBTs (CM600HG-90 H, 4.5 kV/ 600 A, Mitsubishi) in series connection. The schematic and picture of one phase-leg prototype are shown in Fig. 8 .
The schematic is shown in Fig. 8(a) . Static voltage balancing circuit and dynamic snubber circuit are still required. The static resistor R static is used to limit the voltage unbalance caused by leakage resistance difference between series-connected IGBTs in the OFF state. Assuming that
where I CES is the leakage current of an IGBT in the OFF state. In order to ensure that the voltage unbalance ratio is smaller than 10%, R static should satisfy Considering the worst case that I CES1 = 0, I CES4 = I CESmax . R static can be selected as
The maximum power rating of R static happens when three of the IGBTs have largest leakage current I CESmax , while the last one has zero leakage current. The power rating of R static is
Even though a voltage balancing circuit is applied, a passive dynamic snubber circuit is still required. The tail current difference of series-connected IGBTs will cause serious voltage unbalance [40] . The control in the gate driver side cannot balance the voltage during the tail period. A snubber capacitor C dynamic is required in parallel with the IGBT. But compared to the conventional passive snubbers, a very small snubber capacitance (e.g., 68 nF in this case) is enough to suppress the voltage unbalance caused by the tail current difference.
During the ON-state, the energy stored in C dynamic should be discharged totally. Therefore, R dynamic should satisfy
where T ONmin is the minimum ON-state pulse of the HV-IGBT. The power rating of R dynamic is
The experimental results during the turn-OFF transient at a 7 kV dc-link voltage and 400 A load current are shown in Fig. 9 . A voltage unbalance is intentionally caused by using asynchronous gate drive signals. The maximum voltage is clamped to 2 kV due to the protection circuit. The clamping time, which is the pulsewidth of V out , as shown in Fig. 1 , is given by the AVBC circuit.
The experimental results with and without voltage balancing control are compared in Fig. 10 . The initial switching edge sequence is T1-T2-T3-T4 (T4 has the largest gate driver delay, while T1 has the smallest). V out is the feedback signal of AVBC. In Fig. 10(a) , the gate active clamping circuit is used to limit the maximum voltage, but no control strategy is applied in the FPGA. E off is the switching loss during the turn-OFF transient. The difference between E off of four series-connected IGBTs decreases when voltage balancing control is applied. α is the voltage unbalance ratio, which can be represented as
where V ce,max and V ce,min are the maximum and minimum V ce of four series-connected IGBTs, and V dc is the total dc-link voltage. It is obvious that the voltage sharing is improved using voltage balancing control (both CS1 and CS2). α reduces to 2% with the voltage balancing control through 10 pulses in CS1 and 17 pulses in CS2. It is much lower than 20% without the control. The voltage unbalance ratio has a 90% reduction. With the control, the switching loss unbalance is also improved. The switching loss comparison with and without the control at 450 A load current is given in Table I . It can be seen that the total loss with the control has an 11% reduction, bringing a higher converter efficiency. Furthermore, because of the switching loss unbalance, the heat sink should be designed based on the IGBT's loss under the worst condition (i.e., T1's loss), resulting in a bigger thermal management system. The power loss of a two-level three-phase converter using four 4.5 kV IGBTs in series connection is also estimated. The dc-link voltage is 7 kV and the ac current is 400 A rms. The modulation index and power factor are both 1. The modulation scheme is space vector pulsewidth modulation and the switching frequency is 1 kHz. The maximum operation temperature of the IGBT and the ambient temperature are set as 125 and 55°C, respectively. Without the control, the total power semiconductor loss is 59 kW and the efficiency is 98.13% (only consider the power semiconductor loss). The heat sink thermal resistance for each IGBT is 6 K/kW. With the control, the device loss is 55.1 kW and the efficiency is 98.25%. The heat sink thermal resistance for each IGBT is 6.9 K/kW. With the control, the efficiency of the converter can be improved and the thermal management becomes smaller.
The switching edges of series-connected IGBTs should be randomly sequenced in real applications. The experimental results only in case of T1-T2-T3-T4 are not enough to verify the functionality of the voltage balancing control. The experimental results in case of T2-T1-T4-T3 with CS1 and T3-T2-T1-T4 with CS2 are shown in Fig. 11 . With the voltage balancing control, the voltage unbalance ratio α is still significantly reduced. 
V. DISCUSSION

A. Complexity
The control can effectively balance the voltage sharing of series-connected IGBTs. Furthermore, the control strategy can be easily implemented. The requirement of the control bandwidth in the FPGA is much lower than that for gate current control. The FPGA just needs to complete a full computation in a switching cycle (1 ms for HV-IGBT). A normal FPGA (e.g., cyclone FPGA), which is inexpensive, has enough control capability. The system will not suffer from stability issues unless an improper k p is applied. Only a few electronic components are applied in the AVBC circuit, and it is easy to handle the interference from the power stage. The switching unit using multiIGBTs in series connection can be seen as a single IGBT in the top-layer control. These are attractive for multi-HV-IGBTs in series connection.
B. Voltage Unbalance Ratio
The voltage unbalance ratio, defined in (18) , is mainly impacted by the sample error of the feedback circuit t err . If there is a sample error t err , the feedback circuit may not detect a voltage unbalance if the feedback signal is smaller than t err . dv/dt in the miller stage during the turn-OFF transient can be represented as (19) where V ml is the miller stage voltage, V EE is the gate driver negative bias voltage, R g off is the turn-OFF gate resistance, C gc is the gate-collector capacitance and decreases with the collectoremitter voltage, and can be described by (20) where C gc,1V is C gc when v ce equals 1 V. Therefore, v ce during the turn-OFF transient can be obtained through the integral of (19)
The voltage unbalance ratio with the sample error can be represented as
α is about 1% per 50 ns for the HV-IGBT. The sample error in this system is the sum of the minimum pulse of the feedback circuit (25 ns), the sample time of the FPGA (12.5 ns), and the error caused by the configuration of I TH (40 ns). Therefore, the total sample error is about 80 ns, and the theoretical α is 1.6%.
C. Switching Loss Unbalance Ratio
The voltage unbalance in the real application is caused by asynchronous gate driver signals and difference of parasitic capacitances. The total switching loss during the turn-OFF transient is the sum of the power loss in the miller stage and tail period. It is assumed that the switching loss difference mainly exists 
where V max is the peak voltage of v ce during the turn-OFF transient in the miller stage. V max is impacted by α and t err . The switching loss in the miller stage can be obtained through integral of (21)
In case of asynchronous gate driver signals, the power loss unbalance ratio caused by t err can be described by
ΔV max E off ,balance = 1.5α (25) where E off,balance is the sum of E off of four series-connected IGBTs when voltages are perfectly balanced (i.e., V max equals V dc /4).
In case of different parasitic capacitances, the switching loss is impacted by the parasitic capacitance (mainly C gc for the HV-IGBT). The voltage balancing control can ensure that the peak voltages of series-connected IGBTs are nearly the same. However, dv/dt in this case is different, resulting in the switching loss difference. The switching loss unbalance ratio can be calculated as
In real applications, the feedback signal error and different parasitic capacitance may both exist. The switching loss unbalance ratio will be the sum of (25) and (26) .
VI. CONCLUSION
A novel FPGA-based voltage balancing control for multiple HV-IGBTs in series connection is proposed in this paper. The AVBC circuit is designed and integrated with the gate driver. It can capture 30 ns feedback signal and withstand interferences during the switching transient. Two control strategies (CS1 and CS2) are discussed, and control parameters are selected. The control is experimentally validated for four 4.5 kV IGBTs in series connection. With a 7 kV dc-link voltage, the voltage unbalance ratio is less than 2% and is much better than that without the voltage balancing control (20%). He is currently a Postdoctoral Fellow with the Department of Electrical Engineering, Tsinghua University. His research interests include high-power highvoltage power electronics conversion.
